7477/7478 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 7477/7478 group is the single-chip microcomputer designed with CMOS silicon gate technology.

The single-chip microcomputer is useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM. RAM, and I/O addresses are placed on the same memory map to enable easy programming.

In addition, built-in PROM type microcomputers with built-in electrically writable PROM, and additional functions equivalent to the mask ROM version are also available.


7477/7478 group products are shown noted below.

The 7477 and the 7478 differ in the number of I/O ports, package outline, and clock generating circuit only.

Product	Version
M37477M2-XXXSP/FP	
M37477M4-XXXSP/FP	Mask ROM version
M37477M8-XXXSP/FP	
M37477E8SP/FP	One Time PROM version
M37477E8-XXXSP/FP	(Built-in PROM type microcomputers)
M37478M2-XXXSP/FP	
M37478M4-XXXSP/FP	Mask ROM version
M37478M8-XXXSP/FP	
M37478E8SP/FP	One Time PROM version
M37478E8-XXXSP/FP	(Built-in PROM type microcomputers)
M37478E8SS	PROM version
M3/4/0E055	(Built-in PROM type microcomputer)

FEATURES


•	Number of basic instructions 71
•	Memory size
	ROM ······4096 bytes (M37477M2,M37478M2)
	RAM······ 128 bytes (M37477M2,M37478M2)
•	The minimum instruction execution time
	0.5µs (at 8MHz oscillation frequency)
•	Power source voltage
	2.7 to 5.5V (at 4MHz oscillation frequency)
	4.5 to 5.5V (at 8MHz oscillation frequency)
•	Power dissipation in normal mode
	35mW (at 8MHz oscillation frequency)
•	Subroutine nesting
	64 levels max. (M37477M2, M37478M2)
•	Interrupt
•	8-bit timers4
•	Programmable I/O ports
	(Ports P0, P1, P4) ···································
	20 (M37478)
•	Input ports (Ports P2, P3)8 (M37477)
	(Ports P2, P3, P5) ················· 16 (M37478)
•	8-bit serial I/O·······1 (UART or clock-synchronized)
•	8-bit A-D converter ······· 4 channels (M37477)
	8 channels (M37478)




APPLICATION


Audio-visual equipment, VCR, Tuner, Office automation equipment








MITSUBISHI MICROCOMPUTERS 7477/7478 Group





MITSUBISHI MICROCOMPUTERS 7477/7478 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

FUNCTIONS OF 7477/7478 GROUP

	Parameter		Functions				
Number of basic instruction	ns		71				
Instruction execution time			0.5μs (The minimum instructions, at 8MHz oscillation frequency)				
Clock frequency			8MHz (max.)				
	M37477M2	ROM	4096 bytes				
	M37478M2	RAM	128 bytes				
Memory size	M37477M4	ROM	8192 bytes				
Wellioly Size	M37478M4	RAM	192 bytes				
	M37477M8/E8	(P)ROM	16384 bytes				
	M37478M8/E8	RAM	384 bytes				
	P0, P1	1/0	8-bit×2				
Input/Output port	P2	Input	8-bit×1 (4-bit×1 for the M37477)				
input/Output port	P3, P5	Input	4-bit×2 (Port P5 is not included in the M37477)				
	P4 I/O		4-bit×1 (2-bit×1 for the M37477)				
Serial I/O			8-bit×1				
Timers			8-bit timer×4				
4 D			8-bit×1 (8 channels)				
A-D converter			(8-bit×1 (4 channels) for the M37477)				
	M37477M2, M37478M2		64 (max.)				
Subroutine nesting	M37477M4, M37478M4		96 (max.)				
	M37477M8/E8, M374	78M8/E8	192 (max.)				
Interrupt			5 external interrupts, 7 internal interrupts, 1 software interrupt				
Clock generating circuit			Built-in circuit with internal feedback resistor (a ceramic or a quartz-crystal oscillator				
Power source voltage			2.7 to 5.5V (at 4MHz oscillation frequency), 4.5 to 5.5V (at 8MHz oscillation frequency)				
Power dissipation			35mW (at 8MHz oscillation frequency)				
Input/Output characters	Input/Output voltage		5V				
input/Output characters	Output current		-5 to 10mA (P0, P1, P4 : CMOS tri-states)				
Operating temperature ran	ge		-20 to 85℃				
Device structure			CMOS silicon gate				
	M37477M2/M4/M8/E	8-XXXSP	32-pin shrink plastic molded DIP				
	M37477M2/M4/M8/E	8-XXXFP	32-pin plastic molded SOP				
Package	M37478M2/M4/M8/E	8-XXXSP	42-pin shrink plastic molded DIP				
	M37478M2/M4/M8/E	8-XXXFP	56-pin plastic molded QFP				
	M37478E8SS		42-pin ceramic DIP				



3-51

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
V _{CC} , V _{SS}	Power source		Apply voltage of 2.7 to 5.5V to V _{CC} , and 0V to V _{SS} .
AV _{ss}	Analog power source		Ground level input pin for A-D converter. Same voltage as V _{SS} is applied. This pin is for M37478M2/M4/M8/E8-XXXFP only.
RESET	Reset input	Input	$T_{\rm O}$ enter the reset state, the reset input pin must be kept at "L" for $2\mu s$ or more (under normal $V_{\rm CO}$ conditions).
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, are external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{OUT} pins. If an externa
X _{out}	Clock output	Output	clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open. Feedback resistor is connected between X_{IN} and X_{OUT} .
V _{REF}	Reference voltage input	Input	Reference voltage input pin for A-D converter.
P0 ₀ P0 ₇	I/O port P0	1/0	Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided.
P1 ₀ P1 ₇	I/O port P1	1/0	Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. P1 ₂ , P1 ₃ are in common with timer output pins T ₀ , T ₁ , P1 ₄ , P1 ₅ , P1 ₆ , P1 ₇ are in common with serial I/O pins R _X D, T _X D, S _{CLK} S _{F GY} , respectively.
P2 ₀ -P2 ₇ (Note 1)	Input port P2	Input	Port P2 is an 8-bit input port. This port is in common with analog input pins IN ₀ —IN ₇ .
P3 ₀ -P3 ₃	Input port P3	Input	Port P3 is a 4-bit input port. P3 $_0$, P3 $_1$ are in common with external interrupt input pins INT $_0$, INT $_1$ and P3 $_2$ P3 $_3$ are in common with timer input pins CNTR $_0$, CNTR $_1$.
P4 ₀ P4 ₃ (Note 2)	I/O port P4	1/0	Port P4 is a 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.
P5 ₀ P5 ₃ (Note 3)	Input port P5	Input	Port P5 is a 4-bit input port and pull-up transistor can be connected in units of 4-bit. P5 ₀ , P5 ₁ are in common with input/output pins of clock for clock function X _{CIN} , X _{COUT} . When P5 ₀ , P5 ₁ are used as X _{CIN} , X _{COUT} connect a ceramic or a quartz crystal oscillator between X _{CIN} and X _{COUT} . If an external clock input is used, connect the clock input to the X _{CIN} pin and open the X _{COUT} pin. Feedback resistor is connected between X _{CIN} and X _{COUT} pins.

Note 1: Only P2₀—P2₃ (IN₀—IN₃) 4-bit for the 7477 group. 2: Only P4₀ and P4₁ 2-bit for the 7477 group. 3: This port is not included in the 7477 group



FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 7477/7478 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 (Software) User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:
The FST and SLW instruction cannot be used.
The MUL, DIV, WIT, and STP instruction can be used.

CPU Mode Register

The CPU mode register is allocated at address 00FB₁₆. This register contains the stack page selection bit.




Fig. 1 Structure of CPU mode register



MEMORY

· Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• RAN

RAM is used for data storage as well as a stack area.

ROM

ROM is used for storing user programs as well as the interrupt vector area.

Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

Zero Page

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

Special Page

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map



00C0₁€	Port P0	00E0 ₁₆	Transmit/receive buffer register
00C1 ₁₆	Port P0 direction register	00E1 ₁₆	Serial I/O status register
	Port P1	00E2 ₁₆	Serial I/O control register
00C3 ₁₆	Port P1 direction register	00E3 ₁₆	UART control register
00C4 ₁₆		00E4 ₁₆	Baud rate generator
00C5 ₁₆		00E5 ₁₆	
00C6 ₁₆	Port P3	00E6 ₁₆	
00C7 ₁₆		00E7 ₁₆	
00C8 ₁₆	Port P4	00E8 ₁₆	
	Port P4 direction register	00E9 ₁₆	
00CA ₁₆	Port P5 (Note 1)	00EA ₁₆	
00CB ₁₆		00EB ₁₆	
00CC16		00EC ₁₆	
00CD ₁₆		00ED ₁₆	
00CE ₁₆		00EE ₁₆	
00CF ₁₆		00EF ₁₆	
00D0 ₁₆	P0 pull-up control register	00F0 ₁₆	Timer 1
00D1 ₁₆	P1-P5 pull-up control register (Note 2)	00F1 ₁₆	Timer 2
00D2 ₁₆		00F2 ₁₆	Timer 3
00D3 ₁₆		00F3 ₁₆	Timer 4
00D4 ₁₆	Edge polarity selection register	00F4 ₁₆	
00D5 ₁₆		00F5 ₁₆	
00D6 ₁₆	Input latch register	00F6 ₁₆	
00D7 ₁₆		00F7 ₁₆	Timer FF register
00D8 ₁₆		00F8 ₁₆	
	A-D control register	00F9 ₁₆	
	A-D conversion register	00FA ₁₆	Timer mode register 2
00DB ₁₆			CPU mode register
00DC ₁₆		00FC ₁₆	Interrupt request register 1
00DD ₁₆		00FD ₁₆	Interrupt request register 2
00DE ₁₆		00FE ₁₆	Interrupt control register 1
00DF ₁₆		00FF,6	Interrupt control register 2

Fig. 3 SFR (Special Function Register) memory map

INTERRUPTS

Interrupts can be caused by 13 different events consisting of five external, seven internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request bit is cleared automatically. The reset and BRK instruction interrupt can never be disabled. Other interrupts are disabled when the interrupt disable flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. External interrupts INT₀ and INT₁ can be asserted on either the falling or rising edge as set in the edge polarity selection register. When "0" is set to this register, the interrupt is activated on the falling edge; when "1" is set to the register, the interrupt is activated on the rising edge.

When the device is put into power-down state by the STP instruction or the WIT instruction, if bit 5 in the edge polarity selection register is "1", the INT₁ interrupt becomes a key on wake up interrupt. When a key on wake up interrupt is valid, an interrupt request is generated by applying the "L" level to any pin in port P0. In this case, the port used for interrupt must have been set for the input mode.

If bit 5 in the edge polarity selection register is "0" when the device is in power-down state, the INT₁ interrupt is selected. Also, if bit 5 in the edge polarity selection register is set to "1" when the device is not in a power-down state, neither key on wake up interrupt request nor INT₁ interrupt request is generated.

The $CNTR_0/CNTR_1$ interrupts function in the same as INT_0 and INT_1 . The interrupt input pin can be specified for either $CNTR_0$ or $CNTR_1$ pin by setting bit 4 in the edge polarity selection register.

Figure 4 shows the structure of the edge polarity selection register, interrupt request registers 1 and 2, and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF ₁₆ , FFFE ₁₆	Non-maskable
INT ₀ interrupt	2	FFFD ₁₆ , FFFC ₁₆	External interrupt (polarity programmable)
INT ₁ interrupt or key on wake up interrupt	3	FFFB ₁₆ , FFFA ₁₆	External interrupt (INT ₁ is polarity programmable)
CNTR ₀ interrupt or CNTR ₁ interrupt	4	FFF9 ₁₆ , FFF8 ₁₆	External interrupt (polarity programmable)
Timer 1 interrupt	5	FFF7 ₁₆ , FFF6 ₁₆	
Timer 2 interrupt	6	FFF5 ₁₆ , FFF4 ₁₆	
Timer 3 interrupt	7	FFF3 ₁₆ , FFF2 ₁₆	
Timer 4 interrupt	8	FFF1 ₁₆ , FFF0 ₁₆	
Serial I/O receive interrupt	9	FFEF ₁₆ , FFEE ₁₆	
Serial I/O transmit interrupt	10	FFED ₁₆ , FFEC ₁₆	
A-D conversion completion interrupt	11	FFEB ₁₈ , FFEA ₁₆	
BRK instruction interrupt	12	FFE9 ₁₆ , FFE8 ₁₆	Non-maskable software interrupt






Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control



TIMER

The 7477/7478 group has four timers; timer 1, timer 2, timer 3, and timer 4.

A block diagram of timer 1 through 4 is shown in Figure 6. Timer 1 can be operated in the timer mode, event count mode, or pulse output mode. Timer 1 starts counting when bit 0 in the timer 12 mode register (address $00F8_{16}$) is set to "0".

The count source can be selected from the $f(X_{IN})$ divided by 16, $f(X_{CIN})$ divided by 16, $f(X_{CIN})$, or event input from P3₂/CNTR₀ pin. Do not select $f(X_{CIN})$ as the count source in the 7477 group. When bit 1 and bit 2 in the timer 12 mode register are "0", $f(X_{IN})$ divided by 16 or $f(X_{CIN})$ divided by 16 is selected. Selection between $f(X_{IN})$ and $f(X_{CIN})$ is done by bit 7 in the CPU mode register (address $00FB_{16}$). When bit 1 in the timer 12 mode register is "0" and bit 2 is "1", $f(X_{CIN})$ is selected. And, when bit 1 in the timer 12 mode register is "1", an event input from the CNTR₀ pin is selected. Event inputs are selected depending on bit 2 in the edge polarity selection register (address $00D4_{16}$). When this bit is "0", the inverted value of CNTR₀ input is selected; when the bit is "1", CNTR₀ input is selected.

When bit 3 in the timer 12 mode register is set to "1", the $P1_2$ pin becomes timer output T_0 . When the direction register of $P1_2$ is set for the output mode at this time, the timer 1 overflow divided by 2 is output from T_0 .

Please set the initial output value in the following procedure

- ① Set "1" to bit 0 of the timer 12 mode register. (Timer 1 count stop.)
- ② Set "1" to bit 0 of the timer mode register 2.
- 3 Set the output value to bit 0 of the timer FF register.
- 4 Set the count value to the timer 1.
- Set "0" to bit 0 of the timer 12 mode register. (Timer 1 count start.)

Timer 2 can only be operated in the timer mode. Timer 2 starts counting when bit 4 in the timer 12 mode register is set to "0".

The count source can be selected from the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of $f(X_{\text{IN}})$ or $f(X_{\text{CIN}})$, and timer 1 overflow. Do not select $f(X_{\text{CIN}})$ as the count source in the 7477 group. When bit 5 in the timer 12 mode register is "0", any of the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of $f(X_{\text{IN}})$ or $f(X_{\text{CIN}})$ is selected. The divide ratio is selected according to bit 6 and bit 7 in the timer 12 mode register, and selection between $f(X_{\text{IN}})$ and $f(X_{\text{CIN}})$ is made according to bit 7 in the CPU mode register. When bit 5 in the timer 12 mode register is "1", timer 1 overflow is selected as the count source.

Timer 3 can be operated in the timer mode, event count mode, or PWM mode. Timer 3 starts counting when bit 0 in the timer 34 mode register (address 00F9₁₁) is set to "0".

The count source can be selected from the $f(X_{\text{IN}})$ divided by 16, $f(X_{\text{CIN}})$ divided by 16, $f(X_{\text{CIN}})$, timer 1 or timer 2 overflow, or an event input from $P3_3/CNTR_1$ pins according to the statuses of bit 1 and bit 2 in the timer 34 mode register, bit 6 in the timer mode register 2 (address $00FA_{16}$) and bit 7 in the CPU mode register. Do not select $f(X_{\text{CIN}})$ as the count source in the 7477 group. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 3 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR1 input is selected; when the bit is "1", CNTR1 input is selected.

Timer 4 can be operated in the timer mode, event count mode, pulse output mode, pulse width measuring mode, or PWM mode. Timer 4 starts counting when bit 3 in the timer 34 mode register is set to "0" when bit 6 in this register is "0". When bit 6 is "1", the pulse width measuring mode is selected. The count source can be selected from timer 3 overflow, $f(X_{IN})$ divided by 16, $f(X_{CIN})$ divided by 16, $f(X_{CIN})$, timer 1 or timer 2 overflow, or an event input from P3₃/CNTR₁ pin according to the statuses of bit 4 and bit 5 in the timer 34 mode register, bit 6 in the timer mode register 2, and bit 7 in the CPU mode register. Do not select $f(X_{CIN})$ as the count source in the 7477 group. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 4 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR1 input is selected; when the bit is "1", CNTR₁ input is selected.

When bit 7 in the timer 34 mode register is set to "1", the $P1_3$ pin becomes timer output T_1 . When the direction register of $P1_3$ is set for the output mode at this time, the timer 4 overflow divided by 2 is output from T_1 when bit 7 in the timer mode register 2 is "0".

Please set the initial output value in the following procedure.

- ① Set "1" to bit 3 of the timer 34 mode register. (Timer 4 count stop.)
- ② Set "1" to bit 1 of the timer mode register 2.
- ③ Set the output value to bit 1 of the timer FF register.
- 4 Set the count value to the timer 4.
- ⑤ Set "0" to bit 3 of the timer 34 mode register. (Timer 4 count start.)
- (1) Timer mode

Timer performs down count operations with the dividing ratio being 1/(n+1). Writing a value to the timer latch sets a value to the timer. When the value to be set to the timer latch is nn_{16} , the value to be set to a timer is nn_{16} , which is



down counted at the falling edge of the count source from nn_{16} to $(nn_{16}-1)$ to $(nn_{16}-2)$ to...01₁₆ to 00_{16} to FF_{16} . At the falling edge of the count source immediately after timer value has reached FF_{16} , value $(nn_{16}-1)$ obtained by subtracting one from the timer latch value is set (reloaded) to the timer to continue counting. At the rising edge of the count source immediately after the timer value has reached FF_{16} , an overflow occurs and an interrupt request is generated.

Event count mode

Timer operates in the same way as in the timer mode except that it counts input from the CNTR₀ or CNTR₁ pin.

(3) Pulse output mode

In this mode, duty 50% pulses are output from the T_0 or T_1 pin. When the timer overflows, the polarity of the T_0 or T_1 pin output level is inverted.

(4) Pulse width measuring mode

The 7477/7478 group can measure the "H" or "L" width of the \textsc{CNTR}_0 or \textsc{CNTR}_1 input waveform by using the pulse width measuring mode of timer 4. The pulse width measuring mode is selected by writing "1" to bit 6 in the timer 34 mode register. In the pulse width measuring mode, the timer counts the count source while the \textsc{CNTR}_0 or \textsc{CNTR}_1 input is "H" or "L". Whether the \textsc{CNTR}_0 input or \textsc{CNTR}_1 input to be measured can be specified by the status of bit 4 in the edge polarity selection register; whether the "H" width or "L" width to be measured can be specified by the status of bit 2 (\textsc{CNTR}_0) and bit 3 (\textsc{CNTR}_1) in the edge polarity selection register.

(5) PWM mode

The PWM mode can be entered for timer 3 and timer 4 by setting bit 7 in the timer mode register 2 to "1". In the PWM mode, the $P1_3$ pin is set for timer output T_1 to output PWM waveforms by setting bit 7 in the timer 34 mode register to "1". The direction register of $P1_3$ must be set for the output mode before this can be done.

In the PWM mode, timer 3 is counting and timer 4 is idle while the PWM waveform is "L". When timer 3 overflows, the PWM waveform goes "H". At this time, timer 3 stops counting simultaneously and timer 4 starts counting. When timer 4 overflows, the PWM waveform goes "L", and timer 4 stops and timer 3 starts counting again. Consequently, the "L" duration of the PWM waveform is determined by the value of timer 3; the "H" duration of the PWM waveform is determined by the value of timer 4.

When a value is written to the timer in operation during the PWM mode, the value is only written to the timer latch, and not written to the timer. In this case, if the timer overflows, a value one less the value in the timer latch is written to the timer. When any value is written to an idle timer, the value is written to both the timer latch and the timer.

In this mode, do not select timer 3 overflow as the count source for timer 4.

INPUT LATCH FUNCTION

The 7477/7478 group can latch the P3₀/INT₀, P3₁/INT₁, P3₂/CNTR₀, and P3₃/CNTR₁ pin level into the input latch register (address $00D6_{16}$) when timer 4 overflows. The polarity of each pin latched to the input latch register can be selected by using the edge polarity selection register. When bit 0 in the edge polarity selection register is "0", the inverted value of the P3₀/INT₀ pin level is latched; when the bit is "1", the P3₀/INT₀ pin level is latched as it is. When bit 1 in the edge polarity selection register is "0", the inverted value of the P3₁/INT₁ pin level is latched; when the bit is "1", the P3₁/INT₁ pin level is latched as it is. When bit 2 in the edge polarity selection register is "0", the inverted value of the P32/CNTR0 pin level is latched; when the bit is "1", the P32/CNTR0 pin level is latched as it is. When bit 3 in the edge polarity selection register is "0", the inverted value of the P33/CNTR1 pin level is latched; when the bit is "7", the P33/CNTR1 pin level is latched as it is.






Fig. 6 Block diagram of timer 1 through 4

mitsubishi microcomputers 7477/7478 Group




Fig. 7 Structure of timer mode registers



SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode can be selected by setting the mode selection bit of the serial I/O control register to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit or receive buffer.




Fig. 8 Clock synchronous serial I/O block diagram




Fig. 9 Operation of clock synchronous serial I/O function

Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical. The transmit and receive shift registers each

have a buffer, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer. The transmit buffer can also hold the next data to be transmitted, and the receive buffer can hold a character while the next character is being received.




Fig. 10 UART serial I/O block diagram




Fig. 11 Operation of UART serial I/O function



Serial I/O Control Register SIOCON

The serial I/O control register consists of eight control bits for the serial I/O function.

UART Control Register UARTCON

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer.

Serial I/O Status Register SIOSTS

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. Writing to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the serial I/O control register) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

Transmit Buffer/Receive Buffer TB/RB

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

Baud Rate Generator BRG

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n+1), where n is the value written to the baud rate generator.






Fig. 12 Structure of serial I/O control registers

A-D CONVERTER

The A-D conversion uses an 8-bit successive comparison method. Figure 13 shows a block diagram of the A-D conversion circuit. Conversion is automatically carried out once started by the program.

There are eight analog input pins which are shared with P2₀ to P2₇ of port P2 (Only P2₀ to P2₃ 4-bit for 7477 group). Which analog inputs are to be A-D converted is specified by using bit 2 to bit 0 in the A-D control register (address 00D9₁₆). Pins for inputs to be A-D converted must be set for input by setting the direction register bit to "0". Bit 3 in the A-D control register is an A-D conversion end bit. This is "0" during A-D conversion; it is set to "1" when the conversion is terminated. Therefore, it is possible to know whether A-D conversion is terminated by checking this bit. Figure 14 shows the relationship between the contents of A-D control register and the selected input pins.

The A-D conversion register (address 00DA₁₆) contains information on the results of conversion, so that it is possible to know the results of conversion by reading the contents of this register.

The following explains the procedure to execute A-D conversion. First, set values to bit 2 to bit 0 in the A-D control register to select the pins that you want to execute A-D conversion. Next, clear the A-D conversion end bit to "0". When the above is done, A-D conversion is initiated. The A-D conversion is completed after an elapse of 50 machine cycles (12.5 μ s when f(X_{IN}) = 8MHz), the A-D conversion end bit is set to "1", and the interrupt request bit is set to "1". The results of conversion are contained in the A-D conversion register.




Fig. 13 A-D converter circuit






Fig. 14 Structure of A-D control register

KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction. If any terminal of port P0 has "L" level applied, after bit 5 of the edge polarity selection register (EG $_5$) is set to "1", an interrupt is generated and the microcomputer is returned to the normal operating state. A key matrix can be connected to port P0 and the microcomputer can be returned to a nor-

mal state by pushing any key.

The key on wake up interrupt is common with the $\overline{\text{INT}_1}$ interrupt. When EG₅ is set to "1", the key on wake up function is selected. However, key on wake up cannot be used in the normal operating state. When the microcomputer is in the normal operating state, both key on wake up and $\overline{\text{INT}_1}$ are invalid.




Fig. 15 Block diagram of interrupt input and key on wake up circuit



RESET CIRCUIT

The 7477/7478 group is reset according to the sequence shown in Figure 18. It starts the program from the address formed by using the content of address FFFF₁₆ as the high order address and the content of the address FFFE₁₆ as the low order address, when the $\overline{\text{RESET}}$ pin is held at "L" level for no less than $2\mu s$ while the power voltage is in the recommended operating condition and then returned to "H" level.

The internal initializations following reset are shown in Figure 17.

Example of reset circuit is Figure 16. Immediately after reset, timer 3 and timer 4 are connected, and counts the $f(X_{IN})$ divided by 16. At this time, FF₁₆ is set to timer 3, and 07₁₆ is set to timer 4. The reset is cleared when timer 4 overflows.





Fig. 16 Example of reset circuit



Note 1: This address is allocated P1—P4 pull-up control register for the 7477 group. Bit 6 is not used.

 Since the contents of both registers other than those listed above (including timers and the transmit/receive buffer register) are undefined at reset, it is necessary to set initial values

Fig. 17 Internal state of microcomputer at reset




Fig. 18 Timing diagram at reset



I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs. As shown in Figure 2, P0 can be accessed as memory through zero page address 00C016. Port P0's direction register allows each bit to be programmed individually as input or output. The direction register (zero page address 00C1₁₆) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port latch and output. When data is read from the output port, the output pin level is not read, only the latched data of the port latch is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output latch and the pin still remains in the high impedance state. Following the execution of STP or WIT instruction, key matrix with port P0 can be used to generate the interrupt to bring the microcomputer back in its normal state. When this port is selected for input, pull-up transistor can be connected in units of 1-bit.

(2) Port P1

Port P1 has the same function as port P0. $P1_2 - P1_7$ serve dual functions, and the desired function can be selected by the program. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(3) Port P2

Port P2 is an 8-bit input port. In the 7477 group, this port is $P2_0 = P2_3$, a 4-bit input port. This port can also be used as the analog voltage input pins.

(4) Port P3
Port P3 is a 4-bit input port.

(5) Port P4

Port P4 is a 4-bit I/O port and has basically the same functions as port P0. In the 7477 group, this port is P4₀ and P4₁, a 2-bit I/O port. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(6) Port P5

Port P5 is a 4-bit input port and pull-up transistor can be connected in units of 4-bit. P5₀ and P5₁ are shared with clock generating circuit input/output pins. The 7477 group does not have this port.

(7) $INT_0 pin (P3_0/INT_0 pin)$

This is an interrupt input pin, and is shared with port $P3_0$. When "H" to "L" or "L" to "H" transition input is applied to this pin, the INT_0 interrupt request bit (bit 0 of address $00FD_{16}$) is set to "1".

(8) INT₁ pin (P3₁/INT₁ pin)

This is an interrupt input pin, and is shared with port P3₁. When "H" to "L" or "L" to "H" transition input is applied to this pin, the INT₁ interrupt request bit (bit 1 of address 00FD₁₆) is set to "1".

(9) Counter input CNTR₀ pin (P3₂/CNTR₀ pin) This is a timer input pin, and is shared with port P3₂. When this pin is selected to CNTR₀ or CNTR₁ interrupt input pin and "H" to "L" or "L" to "H" transition input is applied to this pin, the CNTR₀ or CNTR₁ interrupt request bit (bit 2 of address 00FD₁₆) is set to "1".

(10) Counter input CNTR₁ pin (P3₃/CNTR₁ pin) This is a timer input pin, and is shared with port P3₃. When this pin is selected to CNTR₀ or CNTR₁ interrupt input pin and "H" to "L" or "L" to "H" transition input is applied to this pin, the CNTR₀ or CNTR₁ interrupt request bit (bit 2 of address 00FD₁₆) is set to "1".






Fig. 19 Block diagram of ports P0, P1₀-P1₃




Fig. 20 Block diagram of ports P1₄-P1₇




Fig. 21 Block diagram of ports P2-P4




Fig. 22 Block diagram of port P5 (The 7477 group does not have this port)

CLOCK GENERATING CIRCUIT

The 7477 group has one internal clock generating circuit and 7478 group has two internal clock generating circuits. Figure 27 shows a block diagram of the clock generating circuit. Normally, the frequency applied to the clock input pin $X_{\rm IN}$ divided by two is used as the internal clock ϕ . Bit 7 of CPU mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin $X_{\rm CIN}$ in the 7478 group.

Figure 23, 24 show a circuit example using a ceramic resonator (or quartz crystal oscillator). Use the manufacturer's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the $X_{\text{IN}}(X_{\text{CIN}})$ pin and leave the $X_{\text{OUT}}(X_{\text{COUT}})$ pin open. A circuit example is shown in Figure 25, 26.

The 7477/7478 group has two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both $X_{\rm IN}$ clock and $X_{\rm CIN}$ clock) stops with the internal clock ϕ held at "H" level. In this case timer 3 and timer 4 are forcibly connected and FF₁₆ is automatically set in timer 3 and 07₁₆ in timer 4.

Although oscillation is restarted when an external interrupt is accepted, the internal clock ϕ remains in the "H" state until timer 4 overflows. In other words, the internal clock ϕ is not supplied until timer 4 overflows. This is because when a ceramic or similar other oscillator is used, a finite time is required until stable oscillation is obtained after restart.

The microcomputer enters an wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer receives an interrupt.

Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode or the stop mode must be set to "1" before executing the WIT or the STP instruction.

Low power dissipation operation is also achieved when the $X_{\rm IN}$ clock is stopped and the internal clock ϕ is generated from the $X_{\rm CIN}$ clock (30 μ A typ. at f($X_{\rm CIN}$)=32kHz). This operation is only 7478 group. $X_{\rm IN}$ clock oscillation is stopped when the bit 6 of CPU mode register is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. Figure 29 shows the transition of states for the system clock.




Fig. 23 Example of ceramic resonator circuit (M37477)




Fig. 24 Example of ceramic resonator circuit (M37478)




Fig. 25 External clock input circuit (M37477)





Fig. 26 External clock input circuit (M37478)





Flg. 27 Block diagram of clock generating circuit




Fig. 28 Structure of CPU mode register






Fig. 29 Transition of states for the system clock.

```
≺An example of flow for system>

                    Power on reset
        Clock X oscillation
        Internal system clock start (X \rightarrow 1/2 \rightarrow \phi)
        Program start from RESET vector

    Operating at f(X<sub>IN</sub>)

                    Normal program
        Clock for clock function X_C oscillation start (CM_4=1, CM_5=1)
                    Latency time for oscillation to stabilize (by software) - Operating at f(X<sub>IN</sub>)
       X<sub>C</sub> clock power down (CM<sub>5</sub>: 1 -+ 0)
       Internal clock \phi source switching X \rightarrow X_C (CM_7 : 0 \rightarrow 1)
       Clock X halt(X<sub>C</sub> in operation)(CM<sub>6</sub>=1)
       Internal clock halt(WIT instruction)
       Timer 4 (clock count)overflow
       Internal clock operation start (WIT instruction released)
                    Clock processing routine
                                                       ← Operating at f(X<sub>CIN</sub>)
       -Internal clock halt (WIT instruction)
       Interrupts from INT<sub>0</sub>, INT<sub>1</sub>, CNTR<sub>3</sub>/CNTR<sub>1</sub>, timer 1, timer 2, timer 3, timer 4, serial I/O, key on wake up
       Internal clock operation start (WIT instruction released)
       Program start from interrupt vector
       Clock X oscillation start (CM6=0)
                    Latency time for oscillation to stabilize (by software)
                                                                                       ←Operating at f(X_{CIN})
       Internal clock \phi source switching (X_C \rightarrow X)(CM_7: 1 \rightarrow 0)
                    Normal program
                                           →Operating at f(X<sub>IN</sub>)
```



STP instruction preparation (pushing registers)

Timer 3, timer 4 interrupt disable

X/16 or X_C/16 selected for timer 3 count source; timer 3 overflow selected for timer 4 count source

Timer 3, timer 4 start counting

Values set to timer 3, timer 4 that do not cause timer 4 to overflow until STP instruction is executed

Interrupt for return from STP enabled

Timer 4 interrupt request bit cleared

Clock X and clock for clock function X_C halt (STP instruction)

RAM backup status

Interrupts from INT₀, INT₁, CNTR₀/CNTR₁, timer 1, timer 2, serial I/O, key on wake up

Clock X and clock for clock function X_{C} oscillation start

Timer 4 overflow (X/16 or X_C/16→timer 3 →timer 4)

Internal system clock start

Program start from interrupt vector

Normal program



BUILT-IN PROM TYPE MICROCOMPUTERS PIN DESCRIPTION

Pin	Mode	Name	Input/ Output	Functions
V _{CC} , V _{ss}	Single-chip /EPROM	Power source		Apply voltage of 2.7 to 5.5V to V _{CC} and 0V to V _{SS} .
AV _{SS}	Single-chip /EPROM	Analog power source		Ground level input pin for A-D converter. Same voltage as V_{SS} is applied. This pin if for M37478M2/M4/M8/E8-XXXFP only.
RESET	Single-chip	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for 2 μ s or mor (under normal V_{CC} conditions).
	EPROM	Reset input		Connect to V _{SS} .
X _{IN}	Single-chip /EPROM	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X _{IN} and X _{DUT} pins. If an external clock is used, the clock source shoul
X _{OUT}		Clock output	Output	be connected the χ_N pin and the χ_{OUT} pin should be left open. Feedback resistor is connected between χ_N and χ_{OUT} .
V _{REF}	Single-chip	Reference voltage input	Input	Reference voltage input pin for the A-D converter.
	EPROM	Select mode	Input	V _{REF} works as CE input.
P0 ₀ -P0 ₇	Single-chip	1/O port P0	1/0	Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key of wake up function is provided.
	EPROM	Data input/output D ₀ D ₇	1/0	Port P0 works as an 8-bit data bus (D ₀ -D ₇).
P1 ₀ —P1 ₇	Single-chip	I/O port P1	1/0	Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. P1 ₂ , P1 ₃ are in common with timer output pins T ₀ , T ₁ , P1 ₄ , P1 ₅ , P1 ₆ , P1 ₇ are in common with series I/O pins R _x D, T _x D, S _{CLK} , S _{RDY} , respectively.
	EPROM	Address input A ₄ — A ₁₀	Input	P1 ₁ -P1 ₇ works as the 7-bit address input (A ₄ -A ₁₀). P1 ₀ must be opened.
P2 ₀ -P2 ₇	Single-chip	Input port P2	Input	Port P2 is an 8-bit input port. This port is in common with analog input pins IN ₀ —IN ₇
(Note 1)	EPROM	Address input A ₀ -A ₃	Input	$P2_0-P2_3$ works as the lower 4-bit address input (A_0-A_3). $P2_4-P2_7$ must be opened.
P3 ₀ -P3 ₃	Single-chip	Input port P3	Input	Port P3 is a 4-bit input port. P3 ₀ , P3 ₁ are in common with external interrupt input pin INT ₀ , INT ₁ and P3 ₂ , P3 ₃ are in common with timer input pins CNTR ₀ , CNTR ₁ .
	EPROM	Address input A_{11} , A_{12} Select mode V_{PP} input	Input	P3 ₀ , P3 ₁ works as the 2-bit address input (A ₁₁ , A ₁₂). P3 ₂ works as OE input. Connect to P3 ₃ to V _{PP} when programming or verifying.
P4 ₀ -P4 ₃	Single-chip	I/O port P4	1/0	Port P4 is a 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.
(Note 2)	EPROM	Address input A ₁₃ , A ₁₄	Input	P4 ₀ , P4 ₁ works as the higher 2-bit address input (A ₁₃ , A ₁₄). P4 ₂ , P4 ₃ must be opened.
P5 ₀ -P5 ₃ (Note 3)	Single-chip	Input port P5	Input	Port P5 is a 4-bit input port and pull-up transistor can be connected in units of 4-bit P5 ₀ , P5 ₁ are in common with input/output pins of clock for clock function X _{CIN} , X _{COU} , When P5 ₀ , P5 ₁ are used as X _{CIN} , X _{COU} , connect a ceramic or a quartz crystal oscillator between X _{CIN} and X _{COU} . If an external clock input is used, connect the clock input to the X _{CIN} pin and open the X _{COU} pin. Feedback resistor is connected between X _{CIN} and X _{COU} pins.
	EPROM	1 :		Open.

Note 1 : Only $P2_0-P2_3$ (IN_0-IN_3) 4-bit for the 7477 group. 2 : Only $P4_0$ and $P4_1$ 2-bit for the 7477 group. 3 : This port is not included in the 7477 group.



EPROM MODE

The M37477E8, M37478E8 feature an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L"), the chip automatically enters the EPROM mode. Table 2 lists the correspondence between pins and Figure 30 to 32 give the pin connection in the EPROM mode. When in the EPROM mode, ports P0, P1 $_1$ —P1 $_7$, P2 $_0$ —P2 $_3$, P3, P4 $_0$, P4 $_1$, V_{REF} are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the X $_{\rm IN}$ and X $_{\rm OUT}$ pins, or external clock should be connected to the X $_{\rm IN}$ pin.

Table 2. Pin function in EPROM mode

	M37477E8, M37478E8	M5L27256
Vcc	Vcc	V _{cc}
V _{PP}	P3 ₃	V _{PP}
V _{ss}	V _{ss}	V _{ss}
Address input	Ports P1 ₁ -P1 ₇ , P2 ₀ -P2 ₃ P3 ₀ , P3 ₁ , P4 ₀ , P4 ₁	A ₀ -A ₁₄
Data I/O.	Port P0	$D_0 - D_7$
CE	V _{REF}	CE
OE	P3 ₂	OE




Fig.30 Pin connection in EPROM mode




Fig. 31 Pin connection in EPROM mode




Fig.32 Pin connection in EPROM mode



PROM READING AND WRITING Reading

To read the PROM, set the \overline{CE} and \overline{OE} pins to "L" level. Input the address of the data (A_0-A_{14}) to be read and the data will be output to the I/O pins D_0-D_7 . The data I/O pins will be floating when either the \overline{CE} or \overline{OE} pin is in the "H" state.

Writing

To write to the PROM, set the \overline{OE} pin to "H" level. The CPU will enter the program mode when V_{PP} is applied to the V_{PP} pin. The address to be written to is selected with pins $A_0 - A_{14}$, and the data to be written is input to pins $D_0 - D_7$. Set the \overline{CE} pin to "L" level to begin writing.

Notes on Writing


When using a PROM programmer, the address range should be between 4000_{16} and $7FFF_{16}$. When data is written between addresses 0000_{16} and $7FFF_{16}$, fill addresses 0000_{16} to $3FFF_{16}$ with FF_{16} .

Erasing

Data can only erased on the M37478E8SS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is 15W • s/cm².

NOTES ON HANDLING

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage (12.5V) is used to write data, care should be taken when turning on the PROM programmer's power.
- (4) For the programmable microcomputer (shipped in One Time PROM version), Mitsubishi does not perform PROM write test and screening in the assembly process and following processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.



Caution: Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

Table 3. I/O signal in each mode

Mode Pin	CĒ	ŌĒ	V _{F'P}	V _{cc}	Data I/O
Read-out	V _{IL}	V _{IL}	Vcc	V _{CC}	Output
Output disable	V _{IL}	V _{IH}	Vcc	V _{cc}	Floating
Programming	V _{IL}	V _{IH}	V _{FP}	V _{cc}	Input
Programming verify	V _{IH}	V _{IL}	V _{PP}	V _{CC}	Output
Program disable	V _{IH}	V _{IH}	V _{FP}	V _{cc}	Floating

Note $|1\rangle$: $|V_{IL}|$ and $|V_{IH}|$ indicate a "L" and "H" input voltage, respectively.



PROGRAMMING NOTES

- (1) The frequency ratio of the timer is 1/(n+1).
- (2) The contents of the interrupt request bits are not modified immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before executing a BBC or BBS instruction.
- (3) To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- (4) An NOP instruction must be used after the execution of a PLP instruction.
- Do not execute the STP instruction during A-D conversion.
- (6) In the 7477 group, set bit 0, bit 1, and bit 3—bit 7 to "0" of the CPU mode register.
- (7) Multiply/Divide instructions The index X mode (T) and the decimal mode (D) flag do not affect the MUL and DIV instruction. The execution of these instructions does not modify

DATA REQUIRED FOR MASK ORDERING

the contents of the processor status register.

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mark specification form
- (3) ROM data EPROM 3 sets



M37477M2/M4/M8/E8-XXXSP/FP ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter Conditions		Ratings	Unit
V _{cc}	Power source voltage		-0.3 to 7	V
Vı	Input voltage X _{IN}		-0.3 to V _{CC} +0.3	V
V,	Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₃ , P4 ₀ , P4 ₁ V _{REF} , RESET	All voltages are based on V _{SS} . Output transistors are cut off	-0.3 to V _{cc} +0.3	V
Vo	Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P4 ₀ , P4 ₁ , X _{OUT}		-0.3 to V _{cc} +0.3	V
Pd	Power dissipation	T _a = 25℃	1000 (Note)	mW
Topr	Operating temperature		-20 to 85	ᠸ
Tstg	Storage temperature	4	-40 to 150	ొ

Note: 500mW for M37477M2/M4/M8/E8-XXXFP.

RECOMMENDED OPERATING CONDITIONS

(V_{CC} =2.7 to 5.5V, V_{SS} =0V, T_a =-20 to 85°C unless otherwise noted)

C	0.0	ırameter			Limits		Unit
Symbol	Fa	irametei		Min.	Тур.	Max.	Unit
V _{cc}	Power source voltage	f(X _{IN})=	$f(X_{1N}) = 2.2V_{CC} - 2.0MHz$			4.5	
100		$f(X_{IN}) = 8$	ВМНг	4.5	5	5. 5	-
V _{ss}	Power source voltage				0		V
V _{IH}	"H" Input voltage P0 ₀ —P0 ₇ , P1 ₀ —P1 ₇ , P3 ₀ —P3 ₃ .			0.8V _{CC}		Vcc	٧
V _{IH}	"H" Input voltage P2 ₀ P2 ₃ , P4 ₀ , P4 ₁			0.7V _{CC}		Vcc	٧
VIL	"L" Input voltage P00~P0	7, P1 ₀ -P1 ₇ , P3 ₀ -	P3 ₃	0		0.2V _{CC}	٧
VIL	"L" Input voltage P2 ₀ -P2	3, P4 ₀ , P4 ₁		0		0.25V _{CC}	V
V _{IL}	"L" Input voltage RESET			0.		0.12V _{CC}	٧
V _{IL}	"L" Input voltage X _{IN}			0		0.16V _{CC}	٧
lon(sum)	"H" sum output current P00-P07, P40, P41					30	mA
I _{OH} (sum)	"H" sum output current P1 ₀ -P1 ₇					30	mA
loc(sum)	"L" sum output current P0 ₀ -P0 ₇ , P4 ₀ , P4 ₁					60	mA
loc(sum)	"L" sum output current P1 ₀ P1 ₇					60	mΑ
I _{он(peak)}	"H" peak output current P0 ₀ —P0 ₇ , P1 ₀ —P1 ₇ . P4 ₀ , P4 ₁					10	mA
l _{oL(peak)}	"L" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P4 ₀ , P4 ₁					20	mA
I _{он(avg)}	"H" average output curren	t P0 ₀ P0 ₇ , P1 ₀ P4 ₀ , P4 ₁ (Not				-5	mA
I _{OL(avg)}	"L" average output current	P0 ₀ P0 ₇ , P1 ₀ - P4 ₀ , P4 ₁ (Note	• • • • • • • • • • • • • • • • • • • •			10	mA
f _(CNTR)	Timer input frequency CNTR ₀ (F (Note 2)	P3 ₂), CNTR ₁ (P3 ₃)	$f(X_{IN})=4MHz$ $f(X_{IN})=8MHz$			1 2	мн
f(S _{CLK})	Serial I/O clock input frequency	Use as clock synchro- nous serial I/O mode	f X _{IN})=4MHz f X _{IN})=8MHz			250 500	kHz
	S _{CLK} (P1 ₆) (Note 2)	Use as UART mode	f: X _{IN})=4MHz f: X _{IN})=8MHz			1 2	мн
f(X _{IN})	Clock input oscillatio	n frequency	V _{3C} =2.7 to 4.5V V _{3C} =4.5 to 5.5V			2.2V _{C C} -2.0	MHz

Note 1: The average output current I_{OH} (avg) and I_{OL} (avg) are the average value during a 100ms. 2: Oscillation frequency is at 50% duty cycle.



M37477M2/M4/M8/E8-XXXSP/FP ELECTRICAL CHARACTERISTICS ($v_{\rm cc}$ =2.7 to 5.5V, $v_{\rm ss}$ = 0 V, $\tau_{\rm a}$ =-20 to 85°C, unless otherwise noted)

0	Parameter	Test Conditions		1	Limits		Unit
Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
.,	"H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ .	$V_{CC}=5V$, $I_{OH}=-5mA$		3			v
V _{OH}	P4 ₀ , P4 ₁	V _{CC} =3V, I _{OH} =-1.5mA		2			
V OL	"L" output voltage P0 ₀ P0 ₇ , P1 ₀ P1 ₇ ,	V _{CC} =5V, I _{OL} =10mA				2	v
VOL	P4 ₀ , P4 ₁	V _{CC} =3V, I _{OL} =3mA				11	
V_+-V	Hysteresis P0 ₀ —P0 ₇ , P3 ₀ —P3 ₃	V _{cc} =5v			0.5		V
▼T+ ▼T	11/510/03/51/03	V _{CC} =3V			0.3		L
V V-	Hysteresis RESET	V _{cc} =5V			0.5		v
VI+ VI-	Tryotototic riscer	V _{CC} =3V	T		0.3		L
V V-	Hysteresis P1 ₆ /S _{CLK}	use as S _{CLK} input	V _{CC} =5V		0.5		v
*I+ *I	Trystorous Transcella		V _{CC} =3V		0.3		L
		V ₁ =0V,	V _{CC} =5V			-5	μA
tiL	"L" input current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P3 ₀ -P3 ₂ ,	not use pull-up transistor	V _{CC} =3V				μA
4L	P4 _c , P4 ₁	V ₁ =0V,	V _{CC} =5V	−0.25	-0.5	-1.0	mA
	· · · · · · · · · · · · · · · · · · ·	use pull-up transistor	V _{CC} =3V	-0.08	− 0. 18	-0.35	1115
IIL	"L" input current P3 ₃	V ₁ =0V	V _{CC} =5V				μA
'IL			V _{CC} =3V			3_	,,,,,
I _{IL}	"L" input current P2 ₀ -P2 ₃	V _I =0V, not use as analog input	V _{CC} =5V			5	μA
'IL			V _{CC} =3V			3_	47
IIL	"L" input current RESET, X _{IN}	V ₁ =0V	V _{CC} =5V				μА
· IL		(X _{IN} is at stop mode)	V _{cc} =3V				μ.
I _{IH}	"H" input current P0 ₀ P0 ₇ , P1 ₀ P1 ₇ , F3 ₀ P3 ₂ ,	$V_i = V_{CC}$	V _{CC} =5V			5	μA
	P4 ₀ , P4 ₁	not use pull-up transistor	V _{CC} =3V			3	μΛ
I _{IH}	"H" input current P3s	V _I =V _{CC}	V _{CC} =5V			5	μA
			$V_{CC}=3V$			3	μn
I _{IH}	"H" input current P2c—P23	V _I =V _{CC} , not use as analog input	V _{CC} =5V	<u> </u>	i	5	μA
1111			V _{CC} =3V			3	μA
I _{IH}	"H" input current RESET, XIN	V _I =V _{CC} ,	V _{cc} =5V			5	μA
···		(X _{IN} is at stop mode)	V _{CC} =3V			3	μA
		At normal mode, f(X _{IN})=8MHz) (=5)		7	14	ı
		A-D conversion	V _{cc} =5V		3.5	7	mA
		is not executed f(X _{IN})=4MHz	V _{CC} =3V		1.8	3. 6	
		At normal mode, f(X _{IN})=8MHz			7.5	15	
Icc	Power source current	A-D conversion is $f(X_{IN})=4MHz$	-/ V/ 6V/		4	8	mA
		executed	V _{CC} =3V		2	4	
		At wait mode. 1 X _{IN})=8MHz	i		2	4	
			V _{cc} =5V		-		mA
		$f(X_{iN}) = 4MHz$	V _{CC} =3V	⊣	0.5	<u>-</u>	
		At stop mode,	Ta=25℃	·	0.1	<u>_</u>	
		f(X _{IN})=0, V _{GC} =5V	Ta=85℃		1	10	μ A
V _{RAM}	RAM retention voltage	Stop all oscillation	L. 9	2			

A-D CONVERTER CHARACTERISTICS (V_{CC}=2.7 to 5.5V, V_{SS}=0V. T_a=-20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test Conditions				
	, arameter	rest conditions	Min.	Тур.	Max.	Unit
	Resolution				8	bits
	Absolute accuracy				±3	LSB
tconv	Conversion time	$V_{CC}=2.7 \text{ to 5.5V, } f(X_{IN})=4MHz$			25	
		$V_{CC}=4.5 \text{ to } 5.5 \text{V, } f(X_{IN})=8 \text{MHz}$			12.5	μS
V _{VREF}	Reference input voltage		0.5V _{CC}		V _{cc}	V
RLADDER	Ladder resistance value		2	5	10	kΩ
V _{IA}	Analog input voltage	!	0		V _{REF}	V



M37478M2/M4/M8/E8-XXXSP/FP, M37478E8SS **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7	V
Vı	Input voltage X _{IN}		-0.3 to V _{CC} +0.3	V
·	Input voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ .	All voltages are based on V _{SS} .		
V_1	P3 ₀ -P3 ₃ , P4 ₀ -P4 ₃ , P5 ₀ -P5 ₃ .	Output transistors are cut off.	-0.3 to $V_{CC}+0.3$	l v
	V _{REF} , RESET			
Vo	Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P4 ₀ -P4 ₃ , X _{OUT}		-0.3 to $V_{CC}+0.3$	V
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-20 to 85	င
Tstg	Storage temperature		-40 to 150	င

Note 1:500mW for M37478M2/M4/M8/E8-XXXFP.

RECOMMENDED OPERATING CONDITIONS

 $(V_{CC}=2.7 \text{ to } 5.5 \text{V}, V_{SS}=AV_{SS}=0 \text{V}, T_a=-20 \text{ to } 85^{\circ}\text{C} \text{ unless otherwise noted})$

Symbol				Limits			
Symbol	. Pa	ırameter		Min.	Тур.	Max.	Unit
v	Power source voltage	f(X _{IN}):	=2 2V _{CC} 2.0MHz	2. 7		4.5	V
V _{cc}	Fower source voltage	f(X _{IN}):	=8MHz	4.5	5	5. 5	٧
Vss	Power source voltage				0		V
AVss	Analog Power source volta	ige			0		V
V _{IH}	"H" input voltage P0 ₀ —P0 ₇ , RESET, X _{II}		P3 ₃	0.8V _{cc}		v _{cc}	٧
VIH	"H" Input voltage P20-P2	7, P4 ₀ P4 ₃ , P5 ₀	n−P5₃ (Note 1)	0.7V _{cc}		Vcc	V
VIL	"L" Input voltage P0 ₀ -P0	, P1 ₀ P1 ₇ , P3 ₀	ı−₽3 ₃	0		0. 2V _{CC}	V
VIL	"L" Input voltage P2 ₀ -P2	, P4 ₀ -P4 ₃ , P5 ₀	P5 ₃ (Note 1)	0		0.25V _{CC}	٧
VIL	"L" Input voltage RESET			0		0.12V _{CC}	V
V _{IL}	"L" Input voltage X _{IN}			0		0.16V _{CC}	V
I _{OH} (sum)	"H" sum output current P0	0-P07, P40-P	43			30	mA
I _{OH} (sum)	"H" sum output current P1	₀ -P1 ₇				30	mA
loc(sum)	"L" sum output current P0	-P0 ₇ , P4 ₀ -P4	l ₃			60	mA
loc(sum)	"L" sum output current P1c	-P1,				60	mA
I _{он(peak)}	"H" peak output current P	0 ₀ -P0 ₇ , P1 ₀ - 4 ₀ -P4 ₃	P1;,			10	mA
l _{oL(peak)}	"L" peak output current P(0 ₀	P1 ₇ .			20	mA
I _{он(avg)}	"H" average output curren	P4 ₀ -P4 ₃ (N				-5	mA
l _{OL} (avg)	"L" average output current	P0 ₀ -P0 ₇ , P1 ₀ P4 ₀ -P4 ₃ (N		-		10	mA
f _(CNTR)	Timer input frequency CN CNTR ₁ (P3 ₃) (Note 3)	TR ₀ (P3 ₂),	+(X _{IN})=4MHz +(X _{IN})=8MHz			1 2	MHz
f(S _{CLK})	Serial I/O clock input frequency	Use as clock synchro nous serial I/O mode	$f(X_{IN}) = 4MHz$ $f(X_{IN}) = 8MHz$			250 500	kHz
	S _{CLK} (P1 ₆) (Note 2)	Use as UART mode	$1(X_{IN}) = 4MHz$ $1(X_{IN}) = 8MHz$			1 2	MHz
f(X _{IN})	Clock input oscillation freq	uency (Note 3	v_{OC} =2.7 to 4.5V v_{CC} =4.5 to 5.5V			2.2V _{OC} -2.0	MHz
f(X _{CIN})	Clock input oscillation freque	ncy for clock fur			32	50	kHz

Note 1: It is except to use P5₀ as X_{CIN}.
2: The average output current l_{OH (avg)} and l_{oL (avg)} are the average value during a 100ms.
3: Oscillation frequency is at 50% duty cycle.

4 : When used in the low-speed mode, the clock oscillation frequency for clock function should be $f(X_{CIN}) < f(X_{IN})/3$



	Parameter	Test Condition	ns		Limits		Unit
Symbol				Min.	Тур.	Max.	
,	"H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ ,	V _{CC} =5V, I _{OH} =-5mA		3 2			V
/он	P4 ₀ -P4 ₃	V _{CC} =3V, I _{OH} =-1.5mA					
V OL	"L" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ ,	V _{CC} =5V, I _{OL} =10mA				2	v
	P4 ₀ -P4 ₃	V _{GC} =3V, I _{OL} =3mA				1	
		V _{CC} =5V			0.5		v
/ _{T+} -V _{T-}	Hysteresis P0 ₀ -P0 ₇ , P3 ₀ -P3 ₃	V _{CC} =3V			0.3		
	W. A. C. DEOFT	V _{CC} =5V			0.5		v
/ _{T+} -V _{T-}	Hysteresis RESET	V _{GC} =3V			0.3		
	11	use as S _{CLK} input	V _{cc} =5V		0.5		V
V _{T+} -V _{T-}	Hysteresis P1 ₆ /S _{CLK}	use as SCLK input	V _{CC} =3V		0.3		
		V _i =0V,	V _{CC} =5V			-5	μ
	"L" input current P0 ₀ P0 ₇ , P1 ₀ P1 ₇ , P3 ₀ P3 ₂ ,	not use pull-up transistor	V _{CC} =3V			-3	μ,
IL	P4 ₀ P4 ₃ , P5 ₀ P5 ₃	v ₁=0 v ,	V _{cc} =5V	-0.25	- 0.5	-1.0	m
		use pull-up transistor	V _{CC} =3V	-0.08	-0.18	−0.35	171.
		W-0V	V _{cc} =5V			-5	μ
IL	"L" input current P3 ₃	V₁=0V	V _{cc} =3V			-3	μ.
	"L" input current P2 ₀ —P2 ₇	V _i =0V, not use as analog input	V _{cc} =5V			5	μ
IL.			V _{CC} =3V			-3	μ
	"L" input current RESET, XIN	V ₁ =0V	V _{CC} =5V			-5	
IL		(X _{IN} is at stop mode)	V _{CC} =3V			-3	μ
	"H" input current P0 ₀ —P0 ₇ , P1 ₀ —P1 ₇ , P3 ₀ —P3 ₂ , P4 ₀ —P4 ₃ , P5 ₀ —P5 ₃	V _I =V _{CC} , not use pull-up transistor	V _{CC} =5V			5	
ін			V _{cc} =3V			3	μ
	"H" input current P3 ₃		V _{cc} =5V			5	
lін		V _I ≠V _{CC}	V _{cc} =3V			3	μ
	- William		V _{CC} =5V			5	
ин	"H" input current P2 ₀ —P2 ₇	V _I =V _{CC} , not use as analog in	v _{CC} =3v		ļ	3	μ
		V _I =V _{CCI}	V _{cc} =5V			5	
l _{iH}	"H" input current RESET, X _{IN}	(X _{IN} is at stop mode)	V _{CC} =3V			3	μ
		At normal mode, f(X _{IN})=	BMHz		7	14	
	Power source current	A-D conversion is not executed. $f(X_{IN})=4MHz$	V _{CC} =5V		3.5	7	m
			V _{CC} =3V		1.8	3. 6	
		At normal mode, 1(X _{IN})=	BMHz V _{CC} =5V		7. 5	15	
		A-D conversion is executed. $f(X_{IN})=4MH$			4 2	8	m
		At low-speed mode, T _a =25°C, f(X _{IN})=0. f(X _{CIN})=32kHz, X _{COUT} drive capacity is low, A-D conversion is not executed.		 	30	80	щ
Icc			low, ed. V _{CC} =3V		15	40	"
					2	4	-
		At wait mode. f(X _{IN})=8MH: f(X _{IN})=4MH:	V _{CC} =5V		1	2	m
			V _{CC} =3V	+	0.5	1	⊣ .
		At wait mode T -7		+	3	12	
		At wait mode, T _a =2 f(X _{IN})=0, f(X _{CIN})=32h X _{COUT} drive capacity is low	$V_{CC}=3V$		2	8	μ
		At stop mode, f (X _{IN}) =			0.1	1	-
		$f(X_{CIN})=0, V_{CC}=5V$	= 0, T _a =25°C T _a =85°C	-	1	10	μ
		Stop all oscillation	1a-05C	2		10	\ \



mitsubishi microcomputers 7477/7478 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

$\textbf{A-D} \quad \textbf{CONVERTER} \quad \textbf{CHARACTERISTICS} \; (v_{cc} = 2.7 \; \text{to} \; 5.5 \text{V}, \; v_{ss} = \text{AV}_{ss} = 0 \text{V}, \; T_a = -20 \; \text{to} \; 85 \, \text{C}, \; \text{unless otherwise noted})$

Symbol	Tank	Test Conditions		Unit		
	Parameter	rest Conditions	Min.	Тур.	Max.	Offit
_	Resolution				8	bits
	Absolute accuracy				±3	LSB
tconv	Conversion time	$V_{CC}=2.7$ to 5.5V, f (X _{IN})=4MHz			25	
		$V_{CC}=4.5$ to 5.5V, f (X _{IN})=8MHz			12.5	μS
V _{VREF}	Reference input voltage		0.5V _{CC}		V _{CC}	V
RLADDER	Ladder resistance value		2	5	10	kΩ
VIA	Analog input voltage		0		VREF	V



3-89